
LTC2240-12
13
224012fd
TIMING DIAGRAMS
Demultiplexed CMOS Outputs with Interleaved Update
All Outputs Are Single-Ended and Have CMOS Levels
Demultiplexed CMOS Outputs with Simultaneous Update
All Outputs Are Single-Ended and Have CMOS Levels
tH
tD
tC
tD
tL
N – 5
N – 3
N – 1
N – 6
N – 4
N – 2
ENC–
ENC+
CLKOUTB
CLKOUTA
DA0-DA11, OFA
DB0-DB11, OFB
224012 TD03
tAP
N + 1
N + 2
N + 4
N + 3
N
ANALOG
INPUT
tH
tD
tC
tD
tL
N – 6
N – 4
N – 2
N – 5
N – 3
N – 1
ENC–
ENC+
CLKOUTB
CLKOUTA
DA0-DA11, OFA
DB0-DB11, OFB
224012 TD04
tAP
N + 1
N + 2
N + 4
N + 3
N
ANALOG
INPUT